[aarch64-port-dev ] RFR: JDK-8169177 Aarch64: SIGSEGV when "-XX:+ZeroTLAB" is specified along with GC options

Andrew Haley aph at redhat.com
Wed Dec 14 13:40:36 UTC 2016

Previous message: [aarch64-port-dev ] RFR: JDK-8169177 Aarch64: SIGSEGV when "-XX:+ZeroTLAB" is specified along with GC options
Next message: [aarch64-port-dev ] RFR: JDK-8169177 Aarch64: SIGSEGV when "-XX:+ZeroTLAB" is specified along with GC options
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

I created JDK-8171237, AArch64: MacroAssembler::zero_words uses fixed
registers and trashes LR.

https://bugs.openjdk.java.net/browse/JDK-8171237

Andrew.

Previous message: [aarch64-port-dev ] RFR: JDK-8169177 Aarch64: SIGSEGV when "-XX:+ZeroTLAB" is specified along with GC options
Next message: [aarch64-port-dev ] RFR: JDK-8169177 Aarch64: SIGSEGV when "-XX:+ZeroTLAB" is specified along with GC options
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the aarch64-port-dev mailing list