Hi! Is there a reason why both andI_rReg_imm255 and andI_rReg_imm65535 only operate on a src register and not on src and dst? Because of that we almost always need a spill right before which we don't need. -- Christian