[aarch64-port-dev ] RFR(S): 8194256 - AARCH64: SIMD shift instructions are incorrectly encoded

[Andrew Haley]

On 17/01/18 03:21, Ningsheng Jian wrote:
> I agree that your patch looks better than original logic. But I found
> that these instructions are being used in codegen. We need to update
> the codegen part with your new logic.
> 
> Some jtreg vect cases failed with your patch:
> 
> http://openjdk.linaro.org/jdkX/openjdk-jtreg-nightly-tests/reports/server-release/hotspot/aarch64/2018/011/JTreport/html/failed.html
> 
> I have created a new bug:
> 
> https://bugs.openjdk.java.net/browse/JDK-8195588

Ouch.  This is bad.  I guess you don't know which were affected?

-- 
Andrew Haley
Java Platform Lead Engineer
Red Hat UK Ltd. <https://www.redhat.com>
EAC8 43EB D3EF DB98 CC77 2FAD A5CD 6035 332F A671