[aarch64-port-dev ] RFR(S): 8241911: AArch64: Fix a potential register clash issue in reduce_add2I

[Yang Zhang]

Okay. When the patch is ready, I will send it for review.

Regards
Yang

-----Original Message-----
From: Andrew Haley <aph at redhat.com> 
Sent: Thursday, April 9, 2020 8:21 PM
To: Yang Zhang <Yang.Zhang at arm.com>; hotspot-compiler-dev at openjdk.java.net; aarch64-port-dev at openjdk.java.net
Cc: nd <nd at arm.com>
Subject: Re: [aarch64-port-dev ] RFR(S): 8241911: AArch64: Fix a potential register clash issue in reduce_add2I

On 4/9/20 12:21 PM, Yang Zhang wrote:
> Hi Andrew
> 
>> instruct reduce_add4I(iRegINoSp dst, iRegIorL2I i_src, vecX v_src, 
>> vecX v_tmp, iRegINoSp i_tmp) %{
> 
> Besides reduce_add4I, other reduction operations (reduce_mul4I, reduce_max4F, etc) also have such issues. How about creating another JBS and patch to fix this issue? 

That's a good point. I'll accept http://cr.openjdk.java.net/~yzhang/8241911/webrev.01/
as it is, with a separate patch to clarify those reduction operations.

--
Andrew Haley  (he/him)
Java Platform Lead Engineer
Red Hat UK Ltd. <https://www.redhat.com> https://keybase.io/andrewhaley
EAC8 43EB D3EF DB98 CC77 2FAD A5CD 6035 332F A671