Integrated: 8327041: Incorrect lane size references in avx512 instructions.

[Jatin Bhateja]

On Thu, 29 Feb 2024 11:09:09 GMT, Jatin Bhateja <jbhateja at openjdk.org> wrote:

> - As per AVX-512 instruction format, a memory operand instruction can use compressed disp8*N encoding.
> - For instructions which reads/writes entire vector from/to memory, scaling factor (N) computation only takes into account vector length and is not dependent on vector lane sizes[1].
> - Patch fixes incorrect lane size references from various x86 assembler routines, this is not a functionality bug, but correcting the lane size will make the code compliant with AVX-512 instruction format specification.
> 
> [1] Intel SDM, Volume 2, Section 2.7.5 Table 2-35
>     https://cdrdv2.intel.com/v1/dl/getContent/671200

This pull request has now been integrated.

Changeset: 2d4c757e
Author:    Jatin Bhateja <jbhateja at openjdk.org>
URL:       https://git.openjdk.org/jdk/commit/2d4c757e2e03b753135d564e9f2761052fdcb189
Stats:     81 lines in 1 file changed: 0 ins; 0 del; 81 mod

8327041: Incorrect lane size references in avx512 instructions.

Reviewed-by: sviswanathan

-------------

PR: https://git.openjdk.org/jdk/pull/18059