RFR: 8293769: RISC-V: Add a second temporary register for BarrierSetAssembler::load_at

[Aleksey Shipilev]

On Wed, 14 Sep 2022 03:09:16 GMT, Fei Yang <fyang at openjdk.org> wrote:

> This is similar to https://bugs.openjdk.org/browse/JDK-8293351
> Add a second temporary register for BarrierSetAssembler::load_at GC API on riscv64.
> Today G1 and Shenandoah uses a second temporary register. This will also be the case for generational ZGC.
> 
> Testing: Tier1-3 tested on Linux-riscv64 SiFive Unmatched board.

Marked as reviewed by shade (Reviewer).

-------------

PR: https://git.openjdk.org/jdk/pull/10261