RFR: 8315716: RISC-V: implement ChaCha20 intrinsic [v2]

Fri Sep 29 14:57:14 UTC 2023

On Wed, 27 Sep 2023 14:00:23 GMT, Hamlin Li <mli at openjdk.org> wrote:

>> I don't see that the specs guarantees that under no circumstance tail memory will not be touched.
>> So I don't know, for now it's better to be safe than sorry.
>
> Sure, in fact vsetvli was already modifed to use default arguments as you suggested.

> Maybe this can't happen here since you work with such nice size.

Yeah, but given we don't know what the vector register size is I don't think we can assume anything about how "nice" the size is. ;-) I agree with Robbin here, I think mu / tu is the right approach.

-------------

PR Review Comment: https://git.openjdk.org/jdk/pull/15899#discussion_r1341447189