RFR: 8351666: [PPC64] Make non-volatile VectorRegisters available for C2 register allocation [v15]

[Martin Doerr]

On Wed, 16 Apr 2025 19:55:36 GMT, Richard Reingruber <rrich at openjdk.org> wrote:

>> Martin Doerr has updated the pull request incrementally with one additional commit since the last revision:
>> 
>>   Support displacement for new load/storeV16_Power9 nodes.
>
> src/hotspot/cpu/ppc/macroAssembler_ppc.cpp line 807:
> 
>> 805:           addi(spill_addr, dst, offset);
>> 806:           stxvd2x(as_VectorRegister(i)->to_vsr(), spill_addr);
>> 807:         }
> 
> This distinction isn't strictly necessary, is it?

It isn't necessary for correctness. But, it may be confusing to have the elements on stack in a different order than everywhere else.

-------------

PR Review Comment: https://git.openjdk.org/jdk/pull/23987#discussion_r2047693009