Integrated: Store cpu features in AOTCodeCache header
Ashutosh Mehra
asmehra at openjdk.org
Fri Aug 8 17:46:43 UTC 2025
On Fri, 4 Jul 2025 20:30:45 GMT, Ashutosh Mehra <asmehra at openjdk.org> wrote:
> This is the initial version of storing cpu features in the AOTCodeCache to verify runtime env has the same cpu capabilities as the assembly env. It covers both x86 and aarch64.
> AOTCodeCache header is updated to store the cpu features in arch-dependent form (although its same for currently supported architectures - x86 and aarch64).
>
> ~It also fixes a bug - the `polling_page_vectors_safepoint_handler_blob` can be null if AVX is not present on a system. This causes crash as this blob's entry point is stored in the address table.
> I came across this when I did the assembly run with -XX:UseAVX=0 option.~
This pull request has now been integrated.
Changeset: ed85f6b2
Author: Ashutosh Mehra <asmehra at openjdk.org>
URL: https://git.openjdk.org/leyden/commit/ed85f6b2cd3a952faf7d67301b4e60d0d722c594
Stats: 581 lines in 14 files changed: 390 ins; 51 del; 140 mod
Store cpu features in AOTCodeCache header
Reviewed-by: kvn, adinn
-------------
PR: https://git.openjdk.org/leyden/pull/84
More information about the leyden-dev
mailing list