RFR: Store cpu features in AOTCodeCache header [v2]
Vladimir Kozlov
kvn at openjdk.org
Mon Jul 14 22:49:50 UTC 2025
On Mon, 14 Jul 2025 22:13:36 GMT, Ashutosh Mehra <asmehra at openjdk.org> wrote:
>> This is the initial version of storing cpu features in the AOTCodeCache to verify runtime env has the same cpu capabilities as the assembly env. It covers both x86 and aarch64.
>> AOTCodeCache header is updated to store the cpu features in arch-dependent form (although its same for currently supported architectures - x86 and aarch64).
>>
>> It also fixes a bug - the `polling_page_vectors_safepoint_handler_blob` can be null if AVX is not present on a system. This causes crash as this blob's entry point is stored in the address table.
>> I came across this when I did the assembly run with -XX:UseAVX=0 option.
>
> Ashutosh Mehra has updated the pull request with a new target base due to a merge or a rebase. The incremental webrev excludes the unrelated changes brought in by the merge/rebase. The pull request contains three additional commits since the last revision:
>
> - Merge branch 'premain' into aot-cache-feature-flags
> - Address review comments
>
> Signed-off-by: Ashutosh Mehra <asmehra at redhat.com>
> - Store cpu features in AOTCodeCache header
>
> Signed-off-by: Ashutosh Mehra <asmehra at redhat.com>
Thank you for merging latest premain.
I know now that I have to fix zero build in premain :(
-------------
PR Comment: https://git.openjdk.org/leyden/pull/84#issuecomment-3071257513
More information about the leyden-dev
mailing list