Merge vectorIntrinsics with default: aarch64
Yang Zhang (Arm Technology China)
Yang.Zhang at arm.com
Mon Aug 5 08:02:11 UTC 2019
Hi Sandhya
Thanks for your work.
The correct lines are listed as follows:
INSN(maxv, 0, 0b011001, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
INSN(minv, 0, 0b011011, false); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S
INSN(cmeq, 1, 0b100011, true); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
INSN(cmgt, 0, 0b001101, true); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
INSN(cmge, 0, 0b001111, true); // accepted arrangements: T8B, T16B, T4H, T8H, T2S, T4S, T2D
INSN(smaxv, 0, 0b110000101010, 1) ; // accepted arrangements: T8B, T16B, T4H, T8H, T4S
INSN(sminv, 0, 0b110001101010, 1) ; // accepted arrangements: T8B, T16B, T4H, T8H, T4S
Regards
Yang
-----Original Message-----
From: Viswanathan, Sandhya <sandhya.viswanathan at intel.com>
Sent: Monday, August 5, 2019 2:53 PM
To: Ningsheng Jian (Arm Technology China) <Ningsheng.Jian at arm.com>; Yang Zhang (Arm Technology China) <Yang.Zhang at arm.com>; panama-dev at openjdk.java.net
Subject: Merge vectorIntrinsics with default: aarch64
Hi Yang,
I did a manual merge of vectorIntrinsics branch with default branch today after about 4 months.
Could you please take a look at assembler_aarch64.hpp? The lines to be corrected are commented with // VERIFY MERGE:
INSN(maxv, 0, 0b011001, false); // VERIFY MERGE
INSN(minv, 0, 0b011011, false); // VERIFY MERGE
INSN(cmeq, 1, 0b100011, false); // VERIFY MERGE
INSN(cmgt, 0, 0b001101, false); // VERIFY MERGE
INSN(cmge, 0, 0b001111, false); // VERIFY MERGE
INSN(smaxv, 0, 0b110000101010, 0); // VERIFY MERGE
INSN(sminv, 0, 0b110001101010, 0); // VERIFY MERGE
Best Regards,
Sandhya
More information about the panama-dev
mailing list