[vectorIntrinsics] RFR: 8271005: AArch64: Add SVE codegen for VectorMask reduction nodes

Xiaohong Gong xgong at openjdk.java.net
Thu Jul 22 10:26:16 UTC 2021


This patch adds the SVE backend implementation for the following VectorMask reduction nodes:

 - VectorMaskTrueCountNode
 - VectorMaskFirstTrueNode
 - VectorMaskLastTrueNode

It also adds the optimized rules when the mask inputs of these nodes are kind of `"StoreVectorMaskNode"`, which can optimize out the needless codegen for` "StoreVectorMaskNode"`.

Also change defined temp governing predicate registers to all valid predicate registers for some rules.

Note that this is the SVE vector implementation version that the VectorMask is represented like the normal vector while not the predicate.

-------------

Commit messages:
 - 8271005: AArch64: Add SVE codegen for VectorMask reduction nodes

Changes: https://git.openjdk.java.net/panama-vector/pull/100/files
 Webrev: https://webrevs.openjdk.java.net/?repo=panama-vector&pr=100&range=00
  Issue: https://bugs.openjdk.java.net/browse/JDK-8271005
  Stats: 475 lines in 7 files changed: 360 ins; 18 del; 97 mod
  Patch: https://git.openjdk.java.net/panama-vector/pull/100.diff
  Fetch: git fetch https://git.openjdk.java.net/panama-vector pull/100/head:pull/100

PR: https://git.openjdk.java.net/panama-vector/pull/100


More information about the panama-dev mailing list