RFR: 8216392: Enable cmovP_mem and cmovP_memU instructions

[Roman Kennke]

>> I agree with that. However, note that this is not about using cmov vs.
>> branches. This is about generating a load followed by a cmov on the
>> resulting register vs generating a cmov that also does the load and
>> avoids the register. It's pretty much the same data-dependency-wise,
>> except that it avoids using the extra register and encodes smaller.
> 
> Sure, I get that. But, for the reasons given, CMOV is a rather dusty
> corner of the ISA. Intel themselves recommend not using it unless you
> know that the branch is always unpredictable. They say "Use the SETCC
> and CMOV instructions to eliminate unpredictable conditional branches
> where possible. Do not do this for predictable branches." It really
> couldn't be clearer.

Well yeah, but again, this patch isn't about generating cmov or not, it
only changes that a cmov preceded by a load (mov) is generated as single
instruction rather than two instructions for object loads, pretty much
as it's done for all the other types. However, it's not very important
to me, and probably anybody else, otherwise this wouldn't have been
commented-out. I'd withdraw the patch unless somebody steps up and
really wants it.

Roman


-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 833 bytes
Desc: OpenPGP digital signature
URL: <https://mail.openjdk.java.net/pipermail/hotspot-compiler-dev/attachments/20190115/f3dff3a1/signature.asc>