[vectorIntrinsics+fp16] RFR: 8365967: C2 compiler support for HalffloatVector operations supported by auto-vectorization flow

[Jatin Bhateja]

On Fri, 22 Aug 2025 17:39:18 GMT, Jatin Bhateja <jbhateja at openjdk.org> wrote:

> Hi All,
> 
> This patch extends VectorAPI inline expanders to infer Float16 vector IR based on the newly passed operType argument.
> We intend to leverage the existing IR and backend implementation of auto-vectorized Float16 operations. 
> Various HalffloatVector operators, namely ADD, SUB, MUL, DIV, MAX, MIN, and FMA, now emit FP16 ISA on x86 targets supporting AVX512-FP16 feature and AArch64 SVE targets.
> 
> Best Regards,
> Jatin

What is remaining?
- Functional validation
- Performance validation
- New IR framework-based tests.
- Microbenchmark for FP16-based dotproduct.

-------------

PR Comment: https://git.openjdk.org/panama-vector/pull/231#issuecomment-3236834959