RFR: 8339643: Port JEP 404 to RISC-V [v2]
Kelvin Nilsen
kdnilsen at openjdk.org
Fri Sep 13 19:25:26 UTC 2024
On Fri, 13 Sep 2024 03:53:18 GMT, Fei Yang <fyang at openjdk.org> wrote:
>> src/hotspot/cpu/riscv/gc/shenandoah/shenandoahBarrierSetAssembler_riscv.cpp line 579:
>>
>>> 577: __ bind(L_loop);
>>> 578: __ add(tmp, start, count);
>>> 579: __ sb(zr, Address(tmp));
>>
>> Do we want to condition behavior on UseCondCardMark? Other architectures are considering this.
>
> Seems still under discussion? I will provide further update once it's resolved.
That's fine. It is an optimization that might perform better when/if implemented.
-------------
PR Review Comment: https://git.openjdk.org/shenandoah/pull/493#discussion_r1759383061
More information about the shenandoah-dev
mailing list