[riscv-port] RFR: 8282331: riscv: is_wide_vector should not depend on specific vector size [v4]

Feilong Jiang fjiang at openjdk.java.net
Thu Feb 24 08:27:00 UTC 2022

> RISC-V Vector Extension adds 32 architectural vector registers to the base scalar RISC-V ISA, and did not overlaying the f registers on v registers. `is_wide_vector` should always return true when RVV is enabled. , `is_wide_vector` should always return true when RVV is enabled. 
> On AArch64, the thirty two registers in the FP/SIMD register bank named V0 to V31 are used to hold floating point  operands for the scalar floating point instructions, and both scalar and vector operands for the Advanced SIMD instructions. 8 bytes vectors registers are saved by default on AArch64.
> Tier1 tests on QEMU with UseRVV enabled are passed without new failures.

Feilong Jiang has updated the pull request incrementally with one additional commit since the last revision:

  add comments of vpr


  - all: https://git.openjdk.java.net/riscv-port/pull/59/files
  - new: https://git.openjdk.java.net/riscv-port/pull/59/files/9c1bc6cc..3b53c1f2

 - full: https://webrevs.openjdk.java.net/?repo=riscv-port&pr=59&range=03
 - incr: https://webrevs.openjdk.java.net/?repo=riscv-port&pr=59&range=02-03

  Stats: 2 lines in 1 file changed: 2 ins; 0 del; 0 mod
  Patch: https://git.openjdk.java.net/riscv-port/pull/59.diff
  Fetch: git fetch https://git.openjdk.java.net/riscv-port pull/59/head:pull/59

PR: https://git.openjdk.java.net/riscv-port/pull/59

More information about the riscv-port-dev mailing list