March 2023 Archives by subject

Messages sorted by: [ thread ] [ author ] [ date ]
More info on this list...

Starting: Wed Mar 1 01:26:19 UTC 2023
Ending: Fri Mar 31 10:57:47 UTC 2023
Messages: 180

[riscv-port-jdk17u:riscv-port] Integrated: 8305006: Use correct register in riscv_enc_fast_unlock() Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8276799: Implementation of JEP 422: Linux/RISC-V Port [v2] Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8285437: riscv: Fix MachNode size mismatch for MacroAssembler::verify_oops* Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8285437: riscv: Fix MachNode size mismatch for MacroAssembler::verify_oops* Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8285437: riscv: Fix MachNode size mismatch for MacroAssembler::verify_oops* Ludovic Henry
[riscv-port-jdk17u:riscv-port] RFR: 8285699: riscv: Provide information when hitting a HaltNode Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8285699: riscv: Provide information when hitting a HaltNode Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8285711: riscv: RVC: Support disassembler show-bytes option Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8285711: riscv: RVC: Support disassembler show-bytes option Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8287425: Remove unnecessary register push for MacroAssembler::check_klass_subtype_slow_path Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8287425: Remove unnecessary register push for MacroAssembler::check_klass_subtype_slow_path Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8287552: riscv: Fix comment typo in li64 Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8287552: riscv: Fix comment typo in li64 Feilong Jiang
[riscv-port-jdk17u:riscv-port] RFR: 8287552: riscv: Fix comment typo in li64 Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8287970: riscv: jdk/incubator/vector/*VectorTests failing Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8287970: riscv: jdk/incubator/vector/*VectorTests failing Feilong Jiang
[riscv-port-jdk17u:riscv-port] RFR: 8287970: riscv: jdk/incubator/vector/*VectorTests failing Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8290164: compiler/runtime/TestConstantsInError.java fails on riscv Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8290164: compiler/runtime/TestConstantsInError.java fails on riscv [v2] Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8290164: compiler/runtime/TestConstantsInError.java fails on riscv [v2] Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8291893: riscv: remove fence.i used in user space Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8291893: riscv: remove fence.i used in user space Feilong Jiang
[riscv-port-jdk17u:riscv-port] RFR: 8291893: riscv: remove fence.i used in user space Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8291893: riscv: remove fence.i used in user space [v2] Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8291893: riscv: remove fence.i used in user space [v3] Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8291893: riscv: remove fence.i used in user space [v3] Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8291947: riscv: fail to build after JDK-8290840 Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8291947: riscv: fail to build after JDK-8290840 Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8291947: riscv: fail to build after JDK-8290840 Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub [v2] Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub [v2] Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub [v2] Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub [v2] Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub [v2] Ludovic Henry
[riscv-port-jdk17u:riscv-port] RFR: 8294083: RISC-V: Minimal build failed with --disable-precompiled-headers Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8294083: RISC-V: Minimal build failed with --disable-precompiled-headers [v2] Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8294083: RISC-V: Minimal build failed with --disable-precompiled-headers [v2] Ludovic Henry
[riscv-port-jdk17u:riscv-port] RFR: 8294083: RISC-V: Minimal build failed with --disable-precompiled-headers [v2] Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8294086: RISC-V: Cleanup InstructionMark usages in the backend Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8294086: RISC-V: Cleanup InstructionMark usages in the backend Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8294087: RISC-V: RVC: Fix a potential alignment issue and add more alignment assertions for the patchable calls/nops Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8294087: RISC-V: RVC: Fix a potential alignment issue and add more alignment assertions for the patchable calls/nops Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8294187: RISC-V: Unify all relocations for the backend into AbstractAssembler::relocate() Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8294187: RISC-V: Unify all relocations for the backend into AbstractAssembler::relocate() Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions Feilong Jiang
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions Feilong Jiang
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions [v2] Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions [v2] Feilong Jiang
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions [v2] Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8294366: RISC-V: Partially mark out incompressible regions [v3] Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8295110: RISC-V: Mark out relocations as incompressible Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8295110: RISC-V: Mark out relocations as incompressible Feilong Jiang
[riscv-port-jdk17u:riscv-port] RFR: 8295110: RISC-V: Mark out relocations as incompressible Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8295396: RISC-V: Cleanup useless CompressibleRegions Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8295396: RISC-V: Cleanup useless CompressibleRegions Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8295926: RISC-V: C1: Fix LIRGenerator::do_LibmIntrinsic Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8295926: RISC-V: C1: Fix LIRGenerator::do_LibmIntrinsic Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8295926: RISC-V: C1: Fix LIRGenerator::do_LibmIntrinsic Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8296136: Use correct register in aarch64_enc_fast_unlock() Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8296136: Use correct register in aarch64_enc_fast_unlock() Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8296136: Use correct register in aarch64_enc_fast_unlock() Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8296136: Use correct register in aarch64_enc_fast_unlock() Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null [v2] Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null [v2] Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null [v2] Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8296602: RISC-V: improve performance of copy_memory stub Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8296602: RISC-V: improve performance of copy_memory stub Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8296602: RISC-V: improve performance of copy_memory stub Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8296602: RISC-V: improve performance of copy_memory stub Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8296602: RISC-V: improve performance of copy_memory stub Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8296602: RISC-V: improve performance of copy_memory stub Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8296771: RISC-V: C2: assert(false) failed: bad AD file Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8297644: RISC-V: Compilation error when shenandoah is disabled Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8297644: RISC-V: Compilation error when shenandoah is disabled Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8297715: RISC-V: C2: Use single-bit instructions from the Zbs extension Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8297715: RISC-V: C2: Use single-bit instructions from the Zbs extension Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8297715: RISC-V: C2: Use single-bit instructions from the Zbs extension Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8299168: RISC-V: Fix MachNode size mismatch for MacroAssembler::_verify_oops* Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8299168: RISC-V: Fix MachNode size mismatch for MacroAssembler::_verify_oops* Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8299847: RISC-V: Improve PrintOptoAssembly output of CMoveI/L nodes [v2] Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8299847: RISC-V: Improve PrintOptoAssembly output of CMoveI/L nodes [v2] Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8300109: RISC-V: Improve code generation for MinI/MaxI nodes Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8300109: RISC-V: Improve code generation for MinI/MaxI nodes Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule Feilong Jiang
[riscv-port-jdk17u:riscv-port] RFR: 8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule [v2] Dingli Zhang
[riscv-port-jdk17u:riscv-port] RFR: 8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule [v2] Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8304293: RISC-V: JDK-8276799 missed atomic intrinsic support for C1 Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8304293: RISC-V: JDK-8276799 missed atomic intrinsic support for C1 Feilong Jiang
[riscv-port-jdk17u:riscv-port] RFR: 8304293: RISC-V: JDK-8276799 missed atomic intrinsic support for C1 Fei Yang
[riscv-port-jdk17u:riscv-port] RFR: 8305006: Use correct register in riscv_enc_fast_unlock() Gui Cao
[riscv-port-jdk17u:riscv-port] RFR: 8305006: Use correct register in riscv_enc_fast_unlock() Vladimir Kempik
[riscv-port-jdk17u:riscv-port] RFR: 8305112: RISC-V: Typo fix for RVC description Xiaolin Zheng
[riscv-port-jdk17u:riscv-port] RFR: 8305112: RISC-V: Typo fix for RVC description Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8285437: riscv: Fix MachNode size mismatch for MacroAssembler::verify_oops* Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8285699: riscv: Provide information when hitting a HaltNode Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8285711: riscv: RVC: Support disassembler show-bytes option Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8287425: Remove unnecessary register push for MacroAssembler::check_klass_subtype_slow_path Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8287552: riscv: Fix comment typo in li64 Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8287970: riscv: jdk/incubator/vector/*VectorTests failing Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8290164: compiler/runtime/TestConstantsInError.java fails on riscv Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8291893: riscv: remove fence.i used in user space Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8291947: riscv: fail to build after JDK-8290840 Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8294083: RISC-V: Minimal build failed with --disable-precompiled-headers Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8294086: RISC-V: Cleanup InstructionMark usages in the backend Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8294087: RISC-V: RVC: Fix a potential alignment issue and add more alignment assertions for the patchable calls/nops Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8294187: RISC-V: Unify all relocations for the backend into AbstractAssembler::relocate() Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8294366: RISC-V: Partially mark out incompressible regions Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8295110: RISC-V: Mark out relocations as incompressible Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8295396: RISC-V: Cleanup useless CompressibleRegions Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8295926: RISC-V: C1: Fix LIRGenerator::do_LibmIntrinsic Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8296602: RISC-V: improve performance of copy_memory stub Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8296771: RISC-V: C2: assert(false) failed: bad AD file Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8297644: RISC-V: Compilation error when shenandoah is disabled Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8297715: RISC-V: C2: Use single-bit instructions from the Zbs extension Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8299168: RISC-V: Fix MachNode size mismatch for MacroAssembler::_verify_oops* Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8299847: RISC-V: Improve PrintOptoAssembly output of CMoveI/L nodes Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8300109: RISC-V: Improve code generation for MinI/MaxI nodes Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8304293: RISC-V: JDK-8276799 missed atomic intrinsic support for C1 Fei Yang
[riscv-port-jdk17u:riscv-port] Withdrawn: 8305112: RISC-V: Typo fix for RVC description Fei Yang
git: openjdk/riscv-port-jdk17u: riscv-port: 10 new changesets duke
git: openjdk/riscv-port-jdk17u: riscv-port: 15 new changesets duke
git: openjdk/riscv-port-jdk17u: riscv-port: 2 new changesets duke
git: openjdk/riscv-port-jdk17u: riscv-port: 2 new changesets duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8285437: riscv: Fix MachNode size mismatch for MacroAssembler::verify_oops* duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8285699: riscv: Provide information when hitting a HaltNode duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8285711: riscv: RVC: Support disassembler show-bytes option duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8287425: Remove unnecessary register push for MacroAssembler::check_klass_subtype_slow_path duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8287552: riscv: Fix comment typo in li64 duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8287970: riscv: jdk/incubator/vector/*VectorTests failing duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8291893: riscv: remove fence.i used in user spac duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8291947: riscv: fail to build after JDK-8290840 duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8294083: RISC-V: Minimal build failed with --disable-precompiled-headers duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8294086: RISC-V: Cleanup InstructionMark usages in the backend duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8294087: RISC-V: RVC: Fix a potential alignment issue and add more alignment assertions for the patchable calls/nops duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8294187: RISC-V: Unify all relocations for the backend into AbstractAssembler::relocate() duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8294366: RISC-V: Partially mark out incompressible regions duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8295110: RISC-V: Mark out relocations as incompressible duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8295396: RISC-V: Cleanup useless CompressibleRegions duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8295926: RISC-V: C1: Fix LIRGenerator::do_LibmIntrinsic duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8296602: RISC-V: improve performance of copy_memory stub duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8296771: RISC-V: C2: assert(false) failed: bad AD file duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8297644: RISC-V: Compilation error when shenandoah is disabled duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8297715: RISC-V: C2: Use single-bit instructions from the Zbs extension duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8299168: RISC-V: Fix MachNode size mismatch for MacroAssembler::_verify_oops* duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8299847: RISC-V: Improve PrintOptoAssembly output of CMoveI/L nodes duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8300109: RISC-V: Improve code generation for MinI/MaxI nodes duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8304293: RISC-V: JDK-8276799 missed atomic intrinsic support for C1 duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8305112: RISC-V: Typo fix for RVC description duke
git: openjdk/riscv-port-jdk17u: riscv-port: 8 new changesets duke
git: openjdk/riscv-port-jdk17u: riscv-port: 9 new changesets duke
Missaligned memory accesses from JDK Vladimir Kempik
Missaligned memory accesses from JDK yangfei at iscas.ac.cn
Missaligned memory accesses from JDK Vladimir Kempik
Missaligned memory accesses from JDK Vladimir Kempik
Missaligned memory accesses from JDK Andrew Haley
Missaligned memory accesses from JDK Vladimir Kempik
regarding 17u port Vladimir Kempik
regarding 17u port yangfei at iscas.ac.cn
regarding 17u port Vladimir Kempik
The building document about RISC-V Guoxiong Li
The building document about RISC-V yangfei at iscas.ac.cn
The building document about RISC-V Guoxiong Li

Last message date: Fri Mar 31 10:57:47 UTC 2023
Archived on: Fri Mar 31 10:57:54 UTC 2023

Messages sorted by: [ thread ] [ author ] [ date ]
More info on this list...

This archive was generated by Pipermail 0.09 (Mailman edition).